HAPPY BOOKSGIVING
Use code BOOKSGIVING during checkout to save 40%-55% on books and eBooks. Shop now.
Register your product to gain access to bonus material or receive a coupon.
• Comprehensive coverage of computer hardware and architecture basics – Uses a clear, approachable writing style to introduce students to multilevel machines, CPU organization, gates and Boolean algebra, microarchitecture, ISA level, flow of controls, virtual memory, and assembly language.
• Accessible to all students – Covers common devices in a practical manner rather than with an abstract discussion of theory and concepts.
• Designed for undergraduate students – Not simply a watered-down adaptation of a graduate-level text. Structured Computer Organization, specifically written for undergraduate students, is a best-selling guide that provides an accessible introduction to computer hardware and architecture. Updated content is delivered via the familiar structure that has served instructors through four successful editions. This text will also serve as a useful resource for all computer professionals and engineers who need an overview or introduction to computer architecture.
This book takes a modern structured, layered approach to understanding computer systems. It's highly accessible - and it's been thoroughly updated to reflect today's most critical new technologies and the latest developments in computer organization and architecture. Tanenbaum’s renowned writing style and painstaking research make this one of the most accessible and accurate books available, maintaining the author’s popular method of presenting a computer as a series of layers, each one built upon the ones below it, and understandable as a separate entity. A CD-ROM for assembly language programmers is available for teachers.
Chapter 1. Structured Computer Organization
Chapter 2. Processors
Chapter 3. Gates and Boolean Algebra
Chapter 4. An Example Microarchitecture
Chapter 5. Overview of the ISA Level
Chapter 6. Virtual Memory
Chapter 7. Introduction to Assembly Language
Chapter 8. Design Issues for Parallel Computers